

PCI - Relay

RoHS Compliant PCI Isolated Digital Relay Card

User Guide

Document Reference Document Issue Level Product User Guide 1.1

Table of Contents

| Introduction | 3 |
|---|----|
| Copyright | 3 |
| Limitations of Liability | 3 |
| Trademarks | 3 |
| About The Manual | 4 |
| Overview | 5 |
| <u>Chapter 1</u> | |
| Technical Specification | 6 |
| Chapter 2 | 7 |
| Installing the PCI-Relay | 7 |
| Chapter 3 | 8 |
| Connection Details. | 8 |
| Suitable Interface Signal Types | 9 |
| Chapter 4 | 10 |
| Address Map | 10 |
| Digital Outputs | 10 |
| Digital Inputs | 11 |
| <u>i8254 / µPD71054 Counter / Timer</u> | 11 |
| Counter / Timer Modes | 11 |
| Counter Control | 12 |
| Interrupt Selection | 13 |
| <u>Chapter 5</u> | |
| Electromagnetic Compatibility (EMC). | 16 |
| EMC Specification. | 17 |
| <u>Chapter 6</u> | 18 |
| Amendment History | 19 |
| Contact Details | 19 |

Introduction

Copyright

All rights reserved. No part of this publication may be reproduced, stored in any retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopied, recorded or otherwise, without the prior permission, in writing, from the publisher. For permission in the UK please contact Blue Chip Technology.

Information offered in this manual is believed to be correct at the time of printing. Blue Chip Technology accepts no responsibility for any inaccuracies. The information contained herein is subject to change without notice. There are no express or implied licences granted herein to any intellectual property rights of Blue Chip Technology Ltd.

Limitations of Liability

In no event shall Blue Chip Technology be held liable for any loss, expenses or damages of any kind whatsoever, whether direct, indirect, incidental or consequential, arising from the design or use of this product or the support materials supplied with this product. If this product proves to be defective, Blue Chip Technology is only obliged to replace or refund the purchase price at Blue Chip Technology's discretion according to their Terms and Conditions of Sale.

Trademarks

All trademarks and registered names acknowledged.

IBM, PC, AT and PS/2 are trademarks of International Business Machines Corporation (IBM).

AMI is a registered trademark of American Megatrends Inc.

MSDOS and WINDOWS are registered trademarks of the Microsoft Corporation.

About The Manual

This manual is organised into six chapters. Each chapter covers a different aspect of using the PCI-Relay. In order to get the best results from the product, the user is urged to read all chapters, paying particular note to Chapter 2 which deals with the initial installation of the card.

| Overview | Provides a brief introduction to the card | | |
|-----------|---|--|--|
| Chapter 1 | Presents the card's technical specification. Use this section to determine the card's suitability for a particular application | | |
| Chapter 2 | Explains how to install the card in your computer. | | |
| Chapter 3 | Details the connections to and from the card | | |
| Chapter 4 | Gives details of the card's address mapping and internal register details allowing the user to write custom software to control the card. | | |
| Chapter 5 | Electromagnetic Compatibility | | |
| Chapter 6 | Shows typical input and output circuitry | | |

This manual describes the complete hardware functionality of the PCI-Relay board. All the functions may not necessarily be supported by the current release of the driver.

Overview

The PCI-Relay is a PCI-compatible half-card which provides isolated digital inputs, and Relay Outputs.

There are 16 galvanically isolated digital inputs available on the board, which will accept up to 35 Volts RMS AC or 50 Volts peak. Each input will switch at nominally +3.5 Volts.

There are 8 reed relay normally open contact outputs available on the board. Output connection pairs are isolated from each other, the on-board circuitry and the input circuits.

There are also three programmable counter/timers, the enable and clock inputs being available, isolated externally, and the outputs being accessible isolated, externally and as interrupt sources. A 4 MHz crystal oscillator is available on board to allow the counter/timers to act as accurate timebases.

All Input/Output lines are available at an industry standard 50 way D-type plug connector.

One PCI interrupt line may be selectively driven by the five interrupt sources on the board, the interrupting source being readily identified by software interrogation of the on-board registers. The five interrupt sources are the three counter \timer outputs and a change of state detector on each byte of the digital inputs.

The PCI-Relay is intended to be installed with the minimum of user interaction.

The board is configured by the system BIOS and by the application drivers and no on-board links are required to select functionality.

Technical Specification

| Number Of Input Channels | 16 |
|--|---|
| Maximum input voltage | ± 50 Volt DC or AC peak |
| Input Threshold (Vth) | 2.4 Volts minimum.4.4 Volts maximum |
| Input current: | 2.3 mA \pm 200 μ A for Vth < Vin < 50 V DC + 5 μ A (max) for -50 V DC < Vin < Vth |
| Input Bandwidth: | 10kHz |
| Number of Relay Channels: | 8 |
| Output Current: | 0.5 A maximum switching, 1.2 A maximum carrying |
| Open Switching Voltage: | 30 Volts maximum limited by resettable PTC fuse |
| Counters/timers: 3 x 16-bit | Counter/timers 0, 1 and 2 may be cascaded to provide a single 48-bit counter/timer. All Counter/timers may be clocked externally at up to 10 kHz maximum |
| On board Oscillator: | Frequency 4 MHz Stability ± 100ppm 0 – 70 °C |
| Interrupt Sources: | Register selectable to 3 counter/timer outputs and 2 input change of state detection groups |
| Interrupt levels supported: | All PCI interrupts |
| Address Overhead: | |
| | 12 contiguous addresses in 12-byte block |
| Board Power Requirement: | 12 contiguous addresses in 12-byte block1.8 W maximumThe board requires both 5V and 3V3 power lines |
| Board Power Requirement: Maximum Isolation Voltage: | 1.8 W maximum |
| | 1.8 W maximum The board requires both 5V and 3V3 power lines |
| Maximum Isolation Voltage: | 1.8 W maximumThe board requires both 5V and 3V3 power lines300 Volts |

Installing the PCI-Relay

The card is installed by removing the cover of the host computer and inserting the card into a free PCI slot. The rear panel of the card should then be secured to the rear panel of the host computer with the screw supplied with the computer.

When the computer is switched on, the BIOS will detect the presence of the card and will allocate it with a base address and an interrupt. These parameters may then be used to configure application software to access the card.

If the card is to be directly accessed by a user's application, it will be necessary for the application to determine where the BIOS has located the card.

One way of determining the Base address of the card can be found by using the "bc_probe" utility which is supplied on the Blue Chip Support CD, or alternatively can be downloaded from the Blue Chip website

This program must be run under DOS or a Full Screen session under Windows. It will not operate in a DOS Window.

The BC_probe utility will return addresses which look like the following

bar1, IO, 0xC800 bar2, IO, 0xC400

The Bar 1 address just sets up address space in memory to be used by the card while the Bar 2 address is the base address for the Registers for the card.

These can be used as follows in conjunction with the Address map on page x of this user manual.

Base+0 Interrupt Enable Register R/W >> 0xC400 Base+1 Interrupt Status Register R >> 0xC401


Base+B Counter/Timer Control Register W >> 0xC40B

Connection Details

The following table refers to the 50 way D-type plug on the rear of the card

| PIN | USAGE | PIN | USAGE | PIN | USAGE |
|-----|----------------------------|-----|----------------------------|-----|----------------------------|
| 1 | Digital Input 1 or counter | 18 | Digital Input 3 or counter | 34 | Digital Input 2 or counter |
| | timer 0 clock (-ve) | | timer 1 clock (-ve) | | timer 0 enable (-ve) |
| 2 | Digital Input 1 or counter | 19 | Digital Input 3 or counter | 35 | Digital Input 2 or counter |
| | timer 0 clock (+ve) | | timer 1 clock (+ve) | | timer 0 enable (+ve) |
| 3 | Digital Input 4 or counter | 20 | Digital Input 6 or counter | 36 | Digital Input 5 or counter |
| | timer 1 enable (-ve) | | timer 2 enable (-ve) | | timer 2 clock (-ve) |
| 4 | Digital Input 4 or counter | 21 | Digital Input 6 or counter | 37 | Digital Input 5 or counter |
| | timer 1 enable (+ve) | | timer 2 enable (+ve) | | timer 2 clock (+ve) |
| 5 | Data Input 7 (-ve) | 22 | Data Input 9 (-ve) | 38 | Data Input 8 (-ve) |
| 6 | Data Input 7 (+ve) | 23 | Data Input 9 (+ve) | 39 | Data Input 8 (+ve) |
| 7 | Data Input 10 (-ve) | 24 | Data Input 12 (-ve) | 40 | Data Input 11 (-ve) |
| 8 | Data Input 10 (+ve) | 25 | Data Input 12 (+ve) | 41 | Data Input 11 (+ve) |
| 9 | Data Input 13 (-ve) | 26 | Data Input 15 (-ve) | 42 | Data Input 14 (-ve) |
| 10 | Data Input 13 (+ve) | 27 | Data Input 15 (+ve) | 43 | Data Input 14 (+ve) |
| 11 | | 28 | | 44 | Data Input 16 (-ve) |
| 12 | Relay Output 1 B | 29 | Relay Output 1 A | 45 | Data Input 16 (+ve) |
| 13 | Relay Output 2 A | 30 | Relay Output 3 B | 46 | Relay Output 2 B |
| 14 | Relay Output 4 B | 31 | Relay Output 4 A | 47 | Relay Output 3 A |
| 15 | Relay Output 5 A | 32 | Relay Output 6 B or | 48 | Relay Output 5 B |
| | | | Counter/timer 1 out B | | |
| 16 | Relay Output 7 B or | 33 | Relay Output 8 B or | 49 | Relay Output 6A or |
| | Counter/timer 1 out B | | Counter/timer 2 out B | | Counter/timer 1 out A |
| 17 | Relay Output 7 A or | | | 50 | Relay Output 8 A or |
| | Counter/timer 1 out A | | | | Counter/timer 2 out A |

The following diagram shows how the pins on the male D-type connector are numbered



If you are having difficulty in obtaining suitable cables to attach to the PCI-Relay, the Farnell part numbers for suitable connectors are 1084683 and 4155312.

Suitable Interface Signal Types

Each PCI-Relay digital input has two connections across which a voltage is connected. This voltage may be between -50 Volts and +50 Volts. Any voltage between -50 Volts and +2.4 Volts will be interpreted as logic zero, and any voltage between +4.4 Volts and +50 Volts will be interpreted as logic 1.

The input current for on each input signal is a constant 2.5mA, when the input conforms to the logic 1 requirements, and $5\mu A$ (max) for a logic 0.

The digital output connections are normally-open reed relay contacts with a self-resetting PTC fuse in series. The contacts will switch up to 0.5 A but once the contact is made can carry up to 1.2A. The relay contact itself is capable of switching up to 200V, however this capability is limited by the PTC fuse to 30V. Removing the PTC fuses to allow switching higher voltages is not recommended.

This chapter provides details of the cards internal registers.

Address Map

The address map for the PCI-Relay occupies a 12-byte block of addresses.

All the following addresses are relative to PCI base address register 2, located at address 18 (hex) in the PCI configuration space.

| ADDRESS | FUNCTION | READ/ WRITE | Data Width |
|----------|---------------------------------|-------------|---------------|
| Base + 0 | Interrupt enable register | R/W | Byte |
| Base + 1 | Interrupt status register | R | Byte |
| Base +2 | Counter Input Select Register A | W | Byte |
| Base + 3 | Counter Input Select Register B | W | Byte |
| Base + 4 | Data Output Buffer | W | Word |
| Base + 6 | Data Input Buffer | R | Word |
| Base + 8 | Counter/timer 0 Count Register | R/W | Byte |
| Base + 9 | Counter/timer 1 Count Register | R/W | Byte |
| Base + A | Counter/timer 2 Count Register | R/W | Byte |
| Base + B | Counter/timer Control Register | W | Byte |

Digital Outputs

By writing a byte to the Data Output Buffer (byte write to base + 4), the digital outputs may be controlled. A logical 1 written to the register causes the open collector output to turn on, and pull the output low thereby energising the relay and closing the relay contact.

Bit 0 (Ls bit) of the Data Output Buffer controls Digital Output 1, and bit 15 (Ms bit) controls Digital Output 16.

It should be noted that there is a latency of up to 2.4 ms between writing to the output buffer and the output changing state.

Digital Inputs

When the Data Input Buffer is read Buffer (word read to base + 6), it reflects the true status of the digital inputs at the time when the read takes place.

Bit 0 (Ls bit) of the Data Input Buffer reflects the state of Digital Input 1 and bit 15 (Ms bit) reflects the state of Digital Input 16

<u>i8254 / µPD71054 Counter / Timer</u>

The counter/timer circuit contains three independent 16-bit counters which may be operated in a variety of modes. There are five basic modes of operation with each mode providing a different output signal. Presented here is a brief summary of some of the modes possible by programming the counter / timer's internal registers.

All three counter/timers may be operated independently, with separate clocks and enable controls.

Counter 0, Counter 1 and Counter 2 may be connected in series. Counter 0 output to Counter 1 clock input and/or Counter 1 output to Counter 2 clock input, to allow the facility of generating very long delay periods.

The outputs from any counter/timer may be configured to generate an interrupt when going high or low, and may also be made accessible on the back panel connector.

The clock and enable inputs of the counter/timers may also be made accessible on the back panel connector.

Counter / Timer Modes

The following modes of operation exist by programming the control registerwithin the i8254 / μ PD71054. N.B. The interrupts may be generated when the Counter/timer outputs go low or high, selected by bits in the counter control registers.

Mode 0

When programmed, the output pin will go LOW. When the counter decrements from the value loaded into the count registers to zero, the output pin will go HIGH. It will remain high until the count is re-programmed into the count registers.

Mode 1

When the count registers are programmed the output pin will be HIGH. When a LOW going signal is applied to the gate input, the count starts and the output will fall LOW, returning HIGH at the end of the count.

Mode 2

This mode operates as a frequency divider. When programmed the output pin is HIGH. When the count decrements to a value of 1 the output pin will go LOW for ONE clock cycle only and then return HIGH. This cycle repeats continuously without the need to re-program the count value.

Mode 3

When programmed the output pin will toggle each time the count register decrements to its base level from the value programmed into it. If the count value loaded is an odd number then the counter will reach zero before the output pin toggles. This mode therefore acts as a frequency divider with an approximate 1:1 mark-space ratio.

Mode 4

This mode is similar to mode 2 but the output pin pulses when the count reaches zero instead of 1.

Mode 5

This mode is similar to mode 4 except that the count sequence is triggered by the gate line.

Counter Control

The control and output lines of the counter/timer may be accessed on the rear panel connector by sacrificing some of the digital I/O lines.

The clock inputs of the i8254 counter/timer are selected using the Counter Input Select Register A at Base + 2 (Hex), as shown below:-

| Counter Input Select Register A (Base + 2) CISR A | | | | |
|---|-----------------------------|---|--|--|
| Bit no. | Function | | | |
| b7 | Not Used | | | |
| b6 | Counter 0 interrupt level:- | 0 = Interrupt on counter out low 1 = Interrupt on counter out high | | |
| b5b4 | Counter 2 clock source:- | 00 = 4 MHz clock 01 = IN5 input line 10 = Counter 1 output 11 = IN9 input line | | |
| b3b2 | Counter 1 clock source:- | 00 = 4 MHz clock 01 = IN3 input line 10 = Counter 0 output 11 = IN9 input line | | |
| b1b0 | Counter 0 clock source:- | 00 = 4 MHz clock 01 = IN1 input line 10 = Counter 2 output 11 = IN9 input line | | |

The digital input bandwidth is limited such that the external clock inputs cannot be guaranteed at frequencies in excess of 10kHz. Similarly, the external enable inputs can only time external events to an accuracy of 100μ S.

The enable inputs and the destination of the outputs of the i8254 counter are selected using the Counter Input Select Register B at Base + 3 (Hex), as shown in the next table

| | Counter Input Select Register B (Base + 3) CISR B | | | | |
|---------|---|---|--|--|--|
| Bit no. | Function | | | | |
| b7 | Counter 2 interrupt level:- | 0 = Interrupt on counter out low 1 = Interrupt on counter out high | | | |
| b6 | Counter 1 interrupt level:- | 0 = Interrupt on counter out low 1 = Interrupt on counter out high | | | |
| B5 | Output 8 Source | 0 = Bit 7 data output buffer 1 = Counter/timer 2 output | | | |
| b4 | Output 7 Source | 0 = Bit 6 data output buffer 1 = Counter/timer 1 output | | | |
| b3 | Output 6 Source | 0 = Bit 5 data output buffer 1 = Counter/timer 0 output | | | |
| b2 | Counter 2 enable source:- | 0 = Permanently enabled 1 = IN6 input line | | | |
| b1 | Counter 1 enable source:- | 0 = Permanently enabled 1 = IN4 input line | | | |
| b0 | Counter 0 enable source:- | 0 = Permanently enabled 1 = IN2 input line | | | |

One or more of the counter timer outputs may be made available to the user at Digital Outputs 14 to 16.

It should be noted that the 2.4 mS latency between the counter/timer output changing state and the output pin reflecting that change will still exist, so the accuracy of the output time periods generated cannot be guaranteed to be better than this delay.

Interrupt Selection

A total of five sources of interrupt are available from the digital inputs and the counter/timers. These interrupts are summarised below:-

- INT1 (COS0) is asserted whenever any of Digital Inputs 1 to 8 change state.
- INT2 (COS1) is asserted whenever any of Digital Inputs 9 to 16 change state.

• INT3 (OUT0) is the output from Counter/timer 0, and may be used to generate interrupts on timed events.

• INT4 (OUT1) is the output from Counter/timer 1, and may be used to generate interrupts on timed events.

• INT5 (OUT2) is the output from Counter/timer 2, and may be used to generate interrupts on timed events.

The use of interrupts is not essential but greatly enhances the functionality of the card.

To enable the generation of an interrupt or a combination of interrupts, an enable word must be written to the Interrupt Enable Register at Base + 0 (Hex), as shown below:-


| | Interrupt Enable Register (Base + 0) IER | | | | |
|---------|--|---------------------------|--|--|--|
| Bit no. | Function | n | | | |
| b7 | Not used | | | | |
| b6 | Not used | | | | |
| b5 | Not used | | | | |
| b4 | Counter/timer 2 interrupt control | (1 = Enable, 0 = Disable) | | | |
| b3 | Counter/timer 1 interrupt control | (1 = Enable, 0 = Disable) | | | |
| b2 | Counter/timer 0 interrupt control | (1 = Enable, 0 = Disable) | | | |
| b1 | Change of state 1 interrupt control | (1 = Enable, 0 = Disable) | | | |
| b0 | Change of state 0 interrupt control | (1 = Enable, 0 = Disable) | | | |

When an interrupt is recognised by the processor, the source or sources of interrupt may be read from the Interrupt status register at Base + 1 (Hex), as shown below:-

| Interrupt Status Register (Base + 1) ISR | | | |
|--|--------------------------------------|--|--|
| Bit no. Function | | | |
| b7 | Not used | | |
| b6 | Not used | | |
| b5 | Not used | | |
| b4 | Counter/timer 2 interrupt occurred | | |
| b3 | Counter/timer 1 interrupt occurred | | |
| b2 | Counter/timer 0 interrupt occurred | | |
| b1 | Change of state 1 interrupt occurred | | |
| b0 | Change of state 1 interrupt occurred | | |

Having serviced an interrupt, the source may be cleared by momentarily clearing the relevant bit in the interrupt enable register.

The following diagram illustrates the various interconnections of the counter/timers and the registers and bits controlling them.



PCI-RLY COUNTER/TIMER CONFIGURATIONS

Diagram shows the Software Registers, Bit Numbers and Bit Values, e.g. CISR_B b3,b2 Also shown are Digital luput Port Bit Numbers as shown in the Connections Table, e.g. IN2

Electromagnetic Compatibility (EMC)

This product meets the requirements of the European EMC Directive (89/336/EEC) and is eligible to bear the CE mark.

It has been assessed operating in our standard industrial PC. However, because the board can be installed in a variety of computers, certain conditions have to be applied to ensure that the compatibility is maintained. It meets the requirements of EN55022:1995 for a Class A product subject to those conditions.

- The board must be installed in a computer system which provides screening suitable for an industrial environment.
- Any recommendations made by the computer system manufacturer/supplier must be complied with regarding earthing and the installation of boards.
- The board must be installed with the backplate securely screwed to the chassis of the computer to ensure good metal-to-metal (i.e. earth) contact.
- Most EMC problems are caused by the external cabling to boards. It is imperative that any external cabling to the board is totally screened, and that the screen of the cable connects to the metal end bracket of the board and hence to earth. It is recommended that round screened cables with a braided wire screen are used in preference to those with a foil screen and drain wire. Use metal connector shells which connect around the full circumference of the screen; they are far superior to those which earth the screen by a simple "pig-tail". Standard ribbon cable will not be adequate unless it is contained wholly within the cabinetry housing the industrial PC.
- Ensure that the screen of the external cable is bonded to a good RF earth at the remote end of the cable.
- Cables which connect externally to boards at TTL levels should not exceed two metres in length.

Failure to observe these recommendations may invalidate the EMC compliance.

Warning

This is a Class A Product. In a domestic environment this product may cause radio-interference in which case the user may be required to take adequate measures.


EMC Specification

A suitably compliant industrial PC fitted with this card meets the requirements of the European Union Electromagnetic Compatibility Directive 89/336/EEC and its amending Directives, and specifically the following standards:

Emissions EN 55022:1998 Class A

Immunity EN 55024:1998

PCI RLY Input / Output Circuitry



Amendment History

| Issue Level | Issue Date | Author | Amendment Details |
|-------------|------------|--------|-----------------------------|
| 1.0 | 07/02/2007 | TMCK | Initial Release |
| 1.1 | 21/03/2007 | TMCK | Corrected reversed pictures |
| | | | |
| | | | |

Contact Details

Blue Chip Technology Ltd. Chowley Oak Tattenhall Chester CH3 9EX U.K.

Telephone: +44 (0)1829 772000 Facsimile: +44 (0)1829 772001

www.bluechiptechnology.co.uk

Plasma PC Sales Single Board Computer Sales Rack mount PC Sales Data and IO Sales Technical Support <u>PlasmaPC@bluechiptechnology.co.uk</u> singleboardcomputer@bluechiptechnology.co.uk rackmountpc@bluechiptechnology.co.uk DataIO@bluechiptechnology.co.uk Support@bluechiptechnology.co.uk